

## Refine Search

### Search Results -

Term	Documents
(16 AND 20).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	2
(L20 AND L16).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	2

Database:

US Pre-Grant Publication Full-Text Database  
 US Patents Full-Text Database  
 US OCR Full-Text Database  
 EPO Abstracts Database  
 JPO Abstracts Database  
 Derwent World Patents Index  
 IBM Technical Disclosure Bulletins

Search:

L24

Refine Search

Recall Text

Clear

Interrupt

### Search History

DATE: Tuesday, February 15, 2005    [Printable Copy](#)    [Create Case](#)

<u>Set</u> <u>Name</u>	<u>Query</u>	<u>Hit</u> <u>Count</u>	<u>Set</u> <u>Name</u> result set
side by side			
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>			
<u>L24</u>	L20 and l16	2	<u>L24</u>
<u>L23</u>	L20 and l15	22	<u>L23</u>
<u>L22</u>	L20 and l14	96	<u>L22</u>
<u>L21</u>	L20 and l13	185	<u>L21</u>
<u>L20</u>	L19 and (available or ready) near5 execut\$6	237	<u>L20</u>
<u>L19</u>	L18 and conditio\$3 near4 branch\$3	428	<u>L19</u>
<u>L18</u>	l12 and (sequen\$5 or order) near6 (instruction\$1 or execut\$5 or process\$3)	626	<u>L18</u>
<i>DB=PGPB,USPT; PLUR=YES; OP=OR</i>			
<u>L17</u>	l12 and L13	457	<u>L17</u>
<u>L16</u>	(711/123,125 )![CCLS]	426	<u>L16</u>
<u>L15</u>	(711/123-221 )![CCLS]	18080	<u>L15</u>
<u>L14</u>	(712/23,215,219,234,245)[CCLS]	1917	<u>L14</u>

<u>L13</u> (712/2-300)[CCLS]	10713	<u>L13</u>
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>		
<u>L12</u> L11 and (identif\$9 or id\$1) near6 (resourc\$3 or element\$1 or unit\$1 or thread\$3 or instruction\$1 or memor\$4 or buffer\$1 or stor\$4 or register\$1)	640	<u>L12</u>
<u>L11</u> L10 and (concurrent\$2 or simultaneous\$3 or parallel\$4) near5 issu\$6	845	<u>L11</u>
<u>L10</u> instruction\$1 near3 buffer\$5	10861	<u>L10</u>
<i>DB=PGPB,USPT; PLUR=YES; OP=OR</i>		
<u>L9</u> L6 or l4	12	<u>L9</u>
<i>DB=PGPB,USPT,USOC,EPAB,JPAB; PLUR=YES; OP=OR</i>		
<u>L8</u> L6 or l4	12	<u>L8</u>
<i>DB=USPT; PLUR=YES; OP=OR</i>		
<u>L7</u> L6 or l4	6	<u>L7</u>
<u>L6</u> 5539911.pn. or 5689720.pn. or 6092181.pn. or 6038654.pn. or 6256720.pn. 6647485.pn.	6	<u>L6</u>
<i>DB=PGPB; PLUR=YES; OP=OR</i>		
<u>L5</u> 5539911.pn. or 5689720.pn. or 6092181.pn. or 6038654.pn. or 6256720.pn. 6647485.pn.	0	<u>L5</u>
<u>L4</u> 20030079113.pn. or 20030070060.pn. or 20030056087.pn. or 20040054872.pn. or 20040093485.pn. or 20040093482.pn.	6	<u>L4</u>
<u>L3</u> 20030056086.pn.	1	<u>L3</u>
<i>DB=USPT; PLUR=YES; OP=OR</i>		
<u>L2</u> 20030056086.pn.	0	<u>L2</u>
<u>L1</u> 20030056086	0	<u>L1</u>

END OF SEARCH HISTORY

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs

**IEEE Xplore®**  
 RELEASE 1.8

 Welcome  
 United States Patent and Trademark Office

[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)
[Quick Links](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

Your search matched **20** of **1128145** documents.A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.**Refine This Search:**

You may refine your search by editing the current search expression or entering new one in the text box.

superscalar and instruction and buffer and branch

☐ Check to search within this result set
**Results Key:****JNL** = Journal or Magazine **CNF** = Conference **STD** = Standard**1 Optimization of instruction fetch mechanisms for high issue rates***Conte, T.M.; Menezes, K.N.; Mills, P.M.; Patel, B.A.;*

Computer Architecture, 1995. Proceedings. 22nd Annual International Symposium, 22-24 June 1995

Pages:333 - 344

[\[Abstract\]](#) [\[PDF Full-Text \(1028 KB\)\]](#) **IEEE CNF**
**2 The Gmicro/500 superscalar microprocessor with branch buffers***Uchiyama, K.; Arakawa, F.; Narita, S.; Aoki, H.; Kawasaki, I.; Matsui, S.; Yamamoto, M.; Nakagawa, N.; Kudo, I.;*

Micro, IEEE, Volume: 13, Issue: 5, Oct. 1993

Pages:12 - 22

[\[Abstract\]](#) [\[PDF Full-Text \(944 KB\)\]](#) **IEEE JNL**
**3 Modeled and measured instruction fetching performance for superscalar microprocessors***Wallace, S.; Bagherzadeh, N.;*

Parallel and Distributed Systems, IEEE Transactions on, Volume: 9, Issue: 6, June 1998

Pages:570 - 578

[\[Abstract\]](#) [\[PDF Full-Text \(592 KB\)\]](#) **IEEE JNL**
**4 Advanced performance features of the 64-bit PA-8000***Hunt, D.;*

Compcon '95.'Technologies for the Information Superhighway', Digest of Papers, 5-9 March 1995

Pages:123 - 128

[\[Abstract\]](#) [\[PDF Full-Text \(644 KB\)\]](#) [IEEE CNF](#)

**5 A 300 MIPS, 300 MFLOPS four-issue CMOS superscalar microprocessor**  
*Ikumi, N.; Tanaka, S.; Sawada, K.; Nagamatsu, M.; Kondo, Y.; Takayanagi, T.*  
*Minagawa, K.; Akiba, H.; Miyamoto, K.; Hiruta, Y.; Hsu, P.; Rodman, P.; Brati*  
*Man Kit Tang; Nofal, M.; Joshi, C.; Scanlon, J.;*  
 Solid-State Circuits Conference, 1994. Digest of Technical Papers. 41st ISSCC  
 1994 IEEE International , 16-18 Feb. 1994  
 Pages:204 - 205

[\[Abstract\]](#) [\[PDF Full-Text \(216 KB\)\]](#) [IEEE CNF](#)

**6 A CMOS 50 MHz CISC superscalar microprocessor**  
*Arakawa, F.; Uchiyama, K.; Aoki, H.; Narita, S.; Matsui, S.; Yamamoto, M.;*  
*Kawasaki, I.; Nakagawa, N.; Kudoh, I.; Hirose, K.; Abe, H.; Takagi, K.; Hashi*  
*K.; Takakubo, K.; Miyairi, Y.; Kudoh, H.; Furuyama, M.; Hasegawa, K.; Hama*  
*M.; Chen, K.C.;*  
 VLSI Circuits, 1993. Digest of Technical Papers. 1993 Symposium on , 19-21 I  
 1993  
 Pages:11 - 12

[\[Abstract\]](#) [\[PDF Full-Text \(380 KB\)\]](#) [IEEE CNF](#)

**7 Modeling architectural improvements in superscalar processors**  
*Zhu, Y.; Wong, W.F.;*  
 High Performance Computing in the Asia-Pacific Region, 2000. Proceedings. TI  
 Fourth International Conference/Exhibition on , Volume: 1 , 14-17 May 2000  
 Pages:28 - 30 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(196 KB\)\]](#) [IEEE CNF](#)

**8 Integrating a misprediction recovery cache (MRC) into a superscalar pipeline**  
*Bondi, J.O.; Nanda, A.K.; Dutta, S.;*  
 Microarchitecture, 1996. MICRO-29. Proceedings of the 29th Annual IEEE/ACM  
 International Symposium on , 2-4 Dec. 1996  
 Pages:14 - 23

[\[Abstract\]](#) [\[PDF Full-Text \(1060 KB\)\]](#) [IEEE CNF](#)

**9 Tango: a hardware-based data prefetching technique for superscalar processors**  
*Pinter, S.S.; Yoaz, A.;*  
 Microarchitecture, 1996. MICRO-29. Proceedings of the 29th Annual IEEE/ACM  
 International Symposium on , 2-4 Dec. 1996  
 Pages:214 - 225

[\[Abstract\]](#) [\[PDF Full-Text \(1152 KB\)\]](#) [IEEE CNF](#)

**10 Instruction scheduling for a superscalar architecture**  
*Collins, R.; Steven, G.B.;*  
 EUROMICRO 96. 'Beyond 2000: Hardware and Software Design Strategies',

Proceedings of the 22nd EUROMICRO Conference , 2-5 Sept. 1996  
Pages:643 - 650

[\[Abstract\]](#) [\[PDF Full-Text \(792 KB\)\]](#) [IEEE CNF](#)

#### 11 **Teaching computer architecture/organisation using simulators**

*Grunbacher, H.;*

Frontiers in Education Conference, 1998. FIE '98. 28th Annual , Volume: 3 , 4  
Nov. 1998

Pages:1107 - 1112 vol.3

[\[Abstract\]](#) [\[PDF Full-Text \(1664 KB\)\]](#) [IEEE CNF](#)

#### 12 **The POWER2 processor**

*Barreh, J.; Dhawan, S.; Hicks, T.; Shippy, D.;*

Comcon Spring '94, Digest of Papers. , 28 Feb.-4 March 1994

Pages:389 - 398

[\[Abstract\]](#) [\[PDF Full-Text \(816 KB\)\]](#) [IEEE CNF](#)

#### 13 **Fast and accurate instruction fetch and branch prediction**

*Calder, B.; Grunwald, D.;*

Computer Architecture, 1994. Proceedings the 21st Annual International  
Symposium on , 18-21 April 1994

Pages:2 - 11

[\[Abstract\]](#) [\[PDF Full-Text \(840 KB\)\]](#) [IEEE CNF](#)

#### 14 **Instruction scheduling for the Motorola 88110**

*Smotherman, M.; Chawla, S.; Cox, S.; Malloy, B.;*

Microarchitecture, 1993. Proceedings of the 26th Annual International Symposi  
on , 1-3 Dec. 1993

Pages:257 - 262

[\[Abstract\]](#) [\[PDF Full-Text \(476 KB\)\]](#) [IEEE CNF](#)

#### 15 **The effect of speculative execution on cache performance**

*Pierce, J.; Mudge, T.;*

Parallel Processing Symposium, 1994. Proceedings., Eighth International , 26-  
April 1994

Pages:172 - 179

[\[Abstract\]](#) [\[PDF Full-Text \(676 KB\)\]](#) [IEEE CNF](#)

[1](#) [2](#) [Next](#)

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) |  
[New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online](#)  
[Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)


Copyright © 2004 IEEE — All rights reserved

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs

**IEEE Xplore®**  
 RELEASE 1.8

 Welcome  
 United States Patent and Trademark Office

[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)
[Quick Links](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

Your search matched **20** of **1128145** documents.A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.**Refine This Search:**

You may refine your search by editing the current search expression or entering a new one in the text box.

superscalar and instruction and buffer and branch

☐ Check to search within this result set
**Results Key:****JNL** = Journal or Magazine **CNF** = Conference **STD** = Standard**16 Isolating short-lived operands for energy reduction***Ponomarev, D.; Kucuk, G.; Ergin, O.; Ghose, K.;*

Computers, IEEE Transactions on , Volume: 53 , Issue: 6 , June 2004

Pages:697 - 709

[\[Abstract\]](#) [\[PDF Full-Text \(1456 KB\)\]](#) **IEEE JNL**
**17 Design of instruction stream buffer with trace support for X86 processors***Jih-Ching Chiu; I-Huan Huang; Chung-Ping Chung;*

Computer Design, 2000. Proceedings. 2000 International Conference on , 17-Sept. 2000

Pages:294 - 299

[\[Abstract\]](#) [\[PDF Full-Text \(464 KB\)\]](#) **IEEE CNF**
**18 Dynamically allocating processor resources between nearby and distant instructions***Balasubramonian, R.; Dwarkadas, S.; Albonesi, D.H.;*

Computer Architecture, 2001. Proceedings. 28th Annual International Symposium on , 30 June-4 July 2001

Pages:26 - 37

[\[Abstract\]](#) [\[PDF Full-Text \(200 KB\)\]](#) **IEEE CNF**
**19 Contrasting branch characteristics and branch predictor performance of C++ and C programs***Tang, D.-C.D.; Maynard, A.M.G.; John, L.K.;*

Performance, Computing and Communications Conference, 1999. IPCCC '99. International , 10-12 Feb. 1999

Pages:275 - 283

[\[Abstract\]](#) [\[PDF Full-Text \(812 KB\)\]](#) IEEE CNF

---

20 **Microprocessor specification in Hawk**

*Matthews, J.; Cook, B.; Launchbury, J.;*

Computer Languages, 1998. Proceedings. 1998 International Conference on ,  
16 May 1998

Pages:90 - 101

[\[Abstract\]](#) [\[PDF Full-Text \(236 KB\)\]](#) IEEE CNF

---

[Prev](#) [1](#) [2](#)

---

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) |  
[New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online](#)  
[Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved